Browsing byAuthorShin, Hyungsoon

Jump to:
All A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
  • Sort by:
  • In order:
  • Results/Page
  • Authors/Record:

Showing results 1 to 28 of 28

Issue DateTitleAuthor(s)Type
2019A Band-Engineered One-Transistor DRAM With Improved Data Retention and Power Efficiency신형순Article
2016A new bias scheme for a low power consumption ReRAM crossbar array신형순; 선우경Article
2016A Survey on the Modeling of Magnetic Tunnel Junctions for Circuit Simulation신형순; 이승준Review
2023A Unified Current-Voltage Model for Metal Oxide-Based Resistive Random-Access Memory신형순; 박지선Article
2023An Area-Efficient Integrate-and-Fire Neuron Circuit with Enhanced Robustness against Synapse Variability in Hardware Neural Network신형순; 박지선; 조성재Article
2020Analysis of a Lateral Grain Boundary for Reducing Performance Variations in Poly-Si 1T-DRAM신형순Article
2019Analysis of operation characteristics of junctionless poly-Si 1T-DRAM in accumulation mode신형순; 선우경Article
2020Analysis of Organic Light-Emitting Diode SPICE Models with Constant or Voltage-Dependent Components신형순; 박지선Article
2018Analysis of Read Margin and Write Power Consumption of a 3-D vertical RRAM (VRRAM) Crossbar Array신형순; 선우경Article
2015Analysis of stress-induced mobility enhancement on (100)-oriented single- and double-gate n-MOSFETs using silicon-thickness- dependent deformation potential신형순Article
2019Analysis of the Memristor-Based Crossbar Synapse for Neuromorphic Systems신형순; 선우경Article
2020Analysis of the Sensing Margin of Silicon and Poly-Si 1T-DRAM신형순; 선우경Article
2016Analysis of the substantial reduction of strain-induced mobility enhancement in (110)-oriented ultrathin double-gate MOSFETs신형순Article
2021Analysis of the transient body effect model for an LTPS TFT on a plastic substrate신형순; 박지선Article
2016Anomalous capacitance characteristics of TFTs with LDD structures in the saturation region신형순Article
2020Charge Based Current-Voltage Model for the Silicon on Insulator Junctionless Field-Effect Transistor신형순; 박지선Article
2021Circuit Optimization Method to Reduce Disturbances in Poly-Si 1T-DRAM신형순; 박지선Article
2023Dependency of Spiking Behaviors of an Integrate-and-fire Neuron Circuit on Shunt Capacitor신형순; 조성재Article
2020Effect of Initial Synaptic State on Pattern Classification Accuracy of 3D Vertical Resistive Random Access Memory (VRRAM) Synapses신형순; 선우경Article
2019Fabrication and Characterization of a Thin-Body Poly-Si 1T DRAM With Charge-Trap Effect신형순; 선우경Article
2019Memristor Neural Network Training with Clock Synchronous Neuromorphic System신형순; 박준희; 선우경Article
2020Multibit-Generating Pulsewidth-Based Memristive-PUF Structure and Circuit Implementation신형순Article
2018New modeling method for the dielectric relaxation of a DRAM cell capacitor신형순; 선우경Article; Proceedings Paper
2021New Simulation Method for Dependency of Device Degradation on Bending Direction and Channel Length신형순; 박지선Article
2020Optimization Considerations for Short Channel Poly-Si 1T-DRAM신형순; 선우경Article
2018Read margin analysis of crossbar arrays using the cell-variability-aware simulation method신형순; 선우경Article; Proceedings Paper
2021Selected Bit-Line Current PUF: Implementation of Hardware Security Primitive Based on a Memristor Crossbar Array신형순Article
2016Switching Time and Stability Evaluation for Writing Operation of STT-MRAM Crossbar Array신형순; 이승준Article

BROWSE