View : 39 Download: 0

An Energy-Efficient Deep Convolutional Neural Network Training Accelerator for In Situ Personalization on Smart Devices

Title
An Energy-Efficient Deep Convolutional Neural Network Training Accelerator for In Situ Personalization on Smart Devices
Authors
Choi, SeungkyuSim, JaehyeongKang, MyeongguChoi, YeongjaeKim, HyeonukKim, Lee-Sup
Ewha Authors
심재형
Issue Date
2020
Journal Title
IEEE JOURNAL OF SOLID-STATE CIRCUITS
ISSN
0018-9200JCR Link

1558-173XJCR Link
Citation
IEEE JOURNAL OF SOLID-STATE CIRCUITS vol. 55, no. 10, pp. 2691 - 2702
Keywords
Convolutional neural network (CNN)dataflowdeep-learning application-specific integrated circuit (ASIC)deep learningneural network trainingtraining processor
Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Indexed
SCIE; SCOPUS WOS
Document Type
Article
Abstract
A scalable deep-learning accelerator supporting the training process is implemented for device personalization of deep convolutional neural networks (CNNs). It consists of three processor cores operating with distinct energy-efficient dataflow for different types of computation in CNN training. Unlike the previous works where they implement design techniques to exploit the same characteristics from the inference, we analyze major issues that occurred from training in a resource-constrained system to resolve the bottlenecks. A masking scheme in the propagation core reduces a massive amount of intermediate activation data storage. It eliminates frequent off-chip memory accesses for holding the generated activation data until the backward path. A disparate dataflow architecture is implemented for the weight gradient computation to enhance PE utilization while maximally reuse the input data. Furthermore, the modified weight update system enables an 8-bit fixed-point computing datapath. The processor is implemented in 65-nm CMOS technology and occupies 10.24 mm(2) of the core area. It operates with the supply voltage from 0.63 to 1.0 V, and the computing engine runs in near-threshold voltage of 0.5 V. The chip consumes 40.7 mW at 50 MHz with the highest efficiency and achieves 47.4 mu J/epoch of training efficiency for the customized CNN model.
DOI
10.1109/JSSC.2020.3005786
Appears in Collections:
ETC > ETC
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML


qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE