View : 690 Download: 0

Full metadata record

DC Field Value Language
dc.description.abstractIn recent years, many systems have employed NAND flash memory as storage devices because of its advantages of high I/O performance, increasing capacity, and falling cost. On the other hand, the performance of NAND flash memory is limited by its erase-before-write requirement. Log-based structures have been used to alleviate this problem by writing updated data to the clean space. Log-based methods, however, cannot completely overcome the inherent limitation of NAND flash memory. It cannot avoid excessive erase operations when there are frequent updates, which quickly consume free pages, especially when some data are updated repeatedly. In this paper, we propose a hybrid architecture for the NAND flash memory storage, of which the log region is implemented using phase change random access memory (PCRAM). Compared to traditional log-based architectures, it has the following advantages: (1) the PCRAM log region allows in-place updating and byte-granularity access so that it significantly improves the usage efficiency of log pages by eliminating out-of-date log records; (2) it greatly reduces the traffic of reading from the NAND flash memory storage since the size of logs loaded for the read operation is decreased; (3) the energy consumption of the storage system is reduced as the overhead of writing and reading log data is decreased with the PCRAM log region; (4) the lifetime of NAND flash memory is increased because the number of erase operations are reduced. To facilitate the PCRAM log region, we propose several management policies. The simulation results show that our proposed methods can substantially improve the performance, energy consumption, and lifetime of the NAND flash memory storage. © 2014 Springer Science+Business Media New York. All rights are reserved.-
dc.publisherSpringer New York-
dc.titleA hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement-
dc.typeBook Chapter-
dc.relation.journaltitleEmerging Memory Technologies: Design, Architecture, and Applications-
dc.identifier.scopusid2-s2.0-84949178008- G.- Y.- Y.- Y.-
Appears in Collections:
연구기관 > 임베디드소프트웨어연구센터 > Journal papers
Files in This Item:
There are no files associated with this item.
RIS (EndNote)
XLS (Excel)


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.