NL repository
menu
검색
Library
Browse
Communities & Collections
By Date
Authors
Titles
Subject
My Repository
My Account
Receive email updates
Edit Profile
DSpace at EWHA
공과대학
전자전기공학전공
Journal papers
View : 695 Download: 0
Hardware Architectures of Adaptive Equalizers for the HDTV Receiver
Title
Hardware Architectures of Adaptive Equalizers for the HDTV Receiver
Authors
Chae S.S.
;
Pan S.B.
;
Lee Hun G.
;
Park R.-H.
;
Lee Byung-Uk
Ewha Authors
이병욱
SCOPUS Author ID
이병욱
Issue Date
1998
Journal Title
IEEE Transactions on Signal Processing
ISSN
1053-587X
Citation
IEEE Transactions on Signal Processing vol. 46, no. 2, pp. 391 - 404
Indexed
SCI; SCIE; SCOPUS
Document Type
Article
Abstract
This paper proposes hardware architectures of adaptive equalizers applicable to both the quadrature amplitude modulation (QAM) and vestigial sideband modulation (VSB) systems. First, adaptive equalization algorithms for QAM and VSB systems are presented by modifying the constant modulus algorithm (CMA) and least mean squares (LMS) algorithm, and their hardware mapping procedure is described. The proposed digitization methods requiring a low hardware cost show performance comparable with that of the algorithm employing floating-point operations. To reduce the hardware cost of the high-definition television (HDTV) equalizers, we propose a pipelined architecture that processes some parallel parts sequentially. The synthesis results by very-high-speed integration circuit (VHSIC) hardware description language (VHDL) show that the proposed architecture reduces the hardware complexity by a factor of two, compared with the architecture designed directly from the equalization algorithms. © 1998 IEEE.
DOI
10.1109/78.655424
Appears in Collections:
공과대학
>
전자전기공학전공
>
Journal papers
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML
Show full item record
Find@EWHA
트윗하기
BROWSE
Communities & Collections
By Date
Authors
Titles
Subject