View : 747 Download: 0

Full metadata record

DC Field Value Language
dc.contributor.author신형순*
dc.date.accessioned2019-01-24T16:30:11Z-
dc.date.available2019-01-24T16:30:11Z-
dc.date.issued2019*
dc.identifier.issn0018-9383*
dc.identifier.otherOAK-24148*
dc.identifier.urihttps://dspace.ewha.ac.kr/handle/2015.oak/248236-
dc.description.abstractIn this paper, the read margin (RM) and write power (WP) of 3-D vertical resistive random access memory (VRRAM) are analyzed by considering the variation in RRAM cell (self-rectifying cell) characteristics. To demonstrate the cell variation effect on a large 3-D VRRAM array, we develop a modified lumping method in HSPICE simulator and show that this method substantially reduces the computation time while maintaining high accuracy. Read and write performances including cell variation are investigated according to various array sizes and RRAM characteristics. A large distribution of cell current reduces the RM but hardly affects the WP. Moreover, in 3-D VRRAM with a small number of wordline (WL) layers, a large on/off ratio (RHRS/RLRS) is advantageous for improving the RM and reducing the variation effect. In contrast, a large on/off ratio has little effect on the RM in 3-D VRRAM with many WL layers. This difference occurs because the increased leakage induced in the half-selected cells mainly affects the RM, and the half-selected cells are located in the selected vertical pillar in 3-D VRRAM. © 1963-2012 IEEE.*
dc.languageEnglish*
dc.publisherInstitute of Electrical and Electronics Engineers Inc.*
dc.subject3-D vertical resistive random access memory (VRRAM)*
dc.subjectcell variability*
dc.subjectcrossbar array*
dc.subjectlumping*
dc.subjectread margin (RM)*
dc.subjectwrite power (WP)*
dc.titleAnalysis of Cell Variability Impact on a 3-D Vertical RRAM (VRRAM) Crossbar Array Using a Modified Lumping Method*
dc.typeArticle*
dc.relation.issue1*
dc.relation.volume66*
dc.relation.indexSCIE*
dc.relation.indexSCOPUS*
dc.relation.startpage759*
dc.relation.lastpage765*
dc.relation.journaltitleIEEE Transactions on Electron Devices*
dc.identifier.doi10.1109/TED.2018.2878440*
dc.identifier.wosidWOS:000454333500101*
dc.identifier.scopusid2-s2.0-85057205334*
dc.author.googleChoi S.*
dc.author.googleSun W.*
dc.author.googleShin H.*
dc.contributor.scopusid신형순(7404012125)*
dc.date.modifydate20240322125227*
Appears in Collections:
공과대학 > 전자전기공학전공 > Journal papers
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML


qrcode

BROWSE