View : 658 Download: 0

Full metadata record

DC Field Value Language
dc.contributor.author반효경*
dc.contributor.author이소윤*
dc.date.accessioned2016-08-27T04:08:01Z-
dc.date.available2016-08-27T04:08:01Z-
dc.date.issued2014*
dc.identifier.issn0018-9340*
dc.identifier.issn1557-9956*
dc.identifier.otherOAK-12042*
dc.identifier.urihttps://dspace.ewha.ac.kr/handle/2015.oak/216924-
dc.description.abstractPhase change memory (PCM) has emerged as one of the most promising technologies to incorporate into the memory hierarchy of future computer systems. However, PCM has two critical weaknesses to substitute DRAM memory in its entirety. First, the number of write operations allowed to each PCM cell is limited. Second, write access time of PCM is about 6-10 times slower than that of DRAM. To cope with this situation, hybrid memory architectures that use a small amount of DRAM together with PCM have been suggested. In this paper, we present a new memory management technique for hybrid PCM and DRAM memory architecture that efficiently hides the slow write performance of PCM. Specifically, we aim to estimate future write references accurately and then absorb frequent memory writes into DRAM. To do this, we analyze the characteristics of memory write references and find two noticeable phenomena. First, using write history alone performs better than using both read and write history in estimating future write references. Second, the frequency characteristic is a better estimator than temporal locality in predicting future memory writes. Based on these two observations, we present a new page replacement algorithm called CLOCK-DWF (CLOCK with Dirty bits and Write Frequency) that significantly reduces the number of write operations that occur on PCM and also increases the lifespan of PCM memory.*
dc.languageEnglish*
dc.publisherIEEE COMPUTER SOC*
dc.subjectCLOCK algorithm*
dc.subjecthybrid memory*
dc.subjectpage replacement*
dc.subjectPCM*
dc.subjectwrite references*
dc.titleCLOCK-DWF: A Write-History-Aware Page Replacement Algorithm for Hybrid PCM and DRAM Memory Architectures*
dc.typeArticle*
dc.relation.issue9*
dc.relation.volume63*
dc.relation.indexSCI*
dc.relation.indexSCIE*
dc.relation.indexSCOPUS*
dc.relation.startpage2187*
dc.relation.lastpage2200*
dc.relation.journaltitleIEEE TRANSACTIONS ON COMPUTERS*
dc.identifier.doi10.1109/TC.2013.98*
dc.identifier.wosidWOS:000343886200007*
dc.author.googleLee, Soyoon*
dc.author.googleBahn, Hyokyung*
dc.author.googleNoh, Sam H.*
dc.contributor.scopusid반효경(7003994561)*
dc.contributor.scopusid이소윤(14062174900)*
dc.date.modifydate20240315133816*
Appears in Collections:
인공지능대학 > 컴퓨터공학과 > Journal papers
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML


qrcode

BROWSE